Use app×
QUIZARD
QUIZARD
JEE MAIN 2026 Crash Course
NEET 2026 Crash Course
CLASS 12 FOUNDATION COURSE
CLASS 10 FOUNDATION COURSE
CLASS 9 FOUNDATION COURSE
CLASS 8 FOUNDATION COURSE
+1 vote
216 views
in Electronics by (115k points)
closed by
The drain gate capacitance of a junction FET is 2 pF. Assuming common source voltage gain of 20, what is the input capacitance due to Miller effect?
1. 2 pF
2. 40 pF
3. 42 pF
4. 10 pF

1 Answer

0 votes
by (113k points)
selected by
 
Best answer
Correct Answer - Option 3 : 42 pF

Concept:

The miller effect refers to the increase in equivalent capacitance that occurs when a capacitor is connected from the input to the output of an amplifier with a large, negative gain.

Miller capacitance is given by:

CMi = (1 + Av) Cgs

The output miller capacitance = \({{\rm{C}}_{{\rm{Mo}}}} = {{\rm{C}}_{{\rm{gs}}}}\left( {1 + \frac{1}{{\rm{A}}}} \right)\) 

Calculation:

Given that, Av = 20

Cgs = 2 pF

CMi = (1 + 20) × 2 = 42 pF

Welcome to Sarthaks eConnect: A unique platform where students can interact with teachers/experts/students to get solutions to their queries. Students (upto class 10+2) preparing for All Government Exams, CBSE Board Exam, ICSE Board Exam, State Board Exam, JEE (Mains+Advance) and NEET can ask questions from any subject and get quick answers by subject teachers/ experts/mentors/students.

Categories

...